Description

The typical computer architecture for SoCs consists of one or more processors with a memory subsystem that includes a memory controller and a main memory. Three-dimensional stacked SoC significantly reduces the foot print of the memory and IO subsystem, because memories are stacked on top of the CPU, as shown in Figure 2a. The CPGC BIST engine becomes a part of the memory subsystem and the memory controller, which is shown in Figure 2b. The CPGC architecture consists of test pattern generators (TPGs), defect detectors (DDs), a repository of failing addresses (RF),