Product | Details | Total |
---|---|---|
![]() | A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks Rs3,000.00 Network-on-Chip (NoC) architectures represent a promising design paradigm to cope with increasing communication requirements in… | Rs3,000.00 |
![]() | CMCS: Current-Mode Clock Synthesis Rs4,500.00 In a high-performance VLSI design, the clock network consumes a significant amount of power… | Rs4,500.00 |
Cart totals
Add a coupon
SubtotalRs7,500.00
9% CGSTRs675.00
9% SGSTRs675.00
Total
Rs8,850.00