A Configurable Parallel Hardware Architecture for Efficient Integral Histogram Image Computing
Integral histogram image can accelerate the computing process of feature algorithm in computer vision, but exhibits high computation complexity and inefficient memory access. In this paper, we propose a configurable parallel architecture to improve the computing efficiency of integral histogram. Based on the configurable design in the architecture, multiple integral objects for integral histogram image, such as image intensity, image gradient, and local binary pattern, are well supported. Meanwhile, by means of the proposed strip-based memory partitioning mechanism, this architecture processes the integral histogram quickly with maximal parallelism in a pipeline manner.
Premium Development Service
|Voice Conference||Video On Demand||Code Customization|
|24/7 Support||Remote Connectivity||Document Customization|
|Ticketing System||Project on Demand||Zoom/Google Meet Explanation|
|Live Chat Support||Single Point of Contact(SPOC)||Whatsapp Support|
Discover our highlights here! Our highlights provide accurate data to evaluate our standard. We provide an overview of our services which exhibits the following qualities. When it comes to quality, we at ClickMyProject believe in helping our clients to gives you the best-in-class services.