Timing Error Tolerance in Small Core Designs for SoC Applications
Rs4,500.00
10000 in stock
SupportDescription
Timing errors are an increasing reliability concern in nanometer technology, high complexity and multi-voltage/frequency integrated circuits. A local error detection and correction technique is presented in this work that is based on a new bit flipping flip-flop. Whenever a timing error is detected, it is corrected by complementing the output of the corresponding flip-flop. The proposed solution is characterized by very low silicon area and power requirements compared to previous design schemes in the open literature.
Only logged in customers who have purchased this product may leave a review.
Reviews
There are no reviews yet.