Description

An open-loop fractional divider is proposed to eliminate the deterministic jitter caused by the conventional fractional dividers without additional calibration. The proposed divider utilizes a new voltage – comparator – based digital-to-time converter (DTC) as an adjustable delay circuit to control the edges of the output clock of the divider. The proposed DTC proves to be power efficient considering its resolution and the frequency of the output clock.