Product | Details | Total |
---|---|---|
![]() | Architecture of a Reusable BIST Engine for Detection and Autocorrection of Memory Failures and for IO Debug, Validation, Link Training, and Power Optimization on 14-nm SoC Rs4,500.00 The typical computer architecture for SoCs consists of one or more processors with a… | Rs4,500.00 |
![]() | New Low Glitch and Low Power DET Flip-Flops Using Multiple C-Elements Rs4,500.00 This paper presents novel designs of static dual-edgetriggered (DET) flip-flops that exhibit unique circuit… | Rs4,500.00 |
![]() | Rs3,500.00 | |
![]() | An Automatic Graph-Based Approach forArtery/Vein Classification in Retinal Images Rs3,000.00 An Automatic Graph-Based Approach for Artery/Vein Classification in Retinal Images” The classification of retinal vessels… | Rs3,000.00 |
Cart totals
Add a coupon
SubtotalRs15,500.00
9% CGSTRs1,395.00
9% SGSTRs1,395.00
Total
Rs18,290.00