Low-Power Split-Radix FFT Processors Using Radix-2 Butterfly Units

 Low-Power Split-Radix FFT Processors Using Radix-2 Butterfly Units

 Split-radix fast Fourier transform (SRFFT) is an ideal candidate for the implementation of a low-power FFT processor, because it has the lowest number of arithmetic operations among all the FFT algorithms. In the design of such processors, an efficient addressing scheme for FFT data as well as twiddle factors is required. The signal flow graph of SRFFT is the same as radix-2 FFT, and therefore, the conventional address generation schemes of FFT data could also be applied to SRFFT.