A Configurable Parallel Hardware Architecture for Efficient Integral Histogram Image Computing - Click Image to Close