Fast Design Space Exploration using Vivado HLS: Non-Binary LDPC Decoders
Computing on field-programmable gate arrays (FPGAs) has been receiving continued interest as it provides high performance at relatively low power budgets, while avoiding the high non-recurring engineering (NRE) costs associated with ASIC designs. However, FPGA development is typically performed using register transfer level (RTL) languages which make the design process protracted and error-prone when compared to software design flows. To ease these problems, high-level synthesis (HLS) tools have been introduced which abstract away the RTL architecture description from the designer. In this work we explore the design space of a non-binary GF (q) low-density parity-check (LDPC) decoder using Vivado HLS and compare it with state-of-the-art RTL designs.
ClickMyProject Specifications
|
|
|
Including Packages
|
|
Specialization
|
|
|
* Supporting Softwares |
|
* 24/7 Support |
|
* Complete Source Code |
|
* Ticketing System |
|
* Complete Documentation |
|
* Voice Conference |
|
* Complete Presentation Slides |
|
* Video On Demand * |
|
* Flow Diagram |
|
* Remote Connectivity * |
|
* Database File |
|
* Code Customization ** |
|
* Screenshots |
|
* Document Customization ** |
|
* Execution Procedure |
|
* Live Chat Support |
|
* Readme File |
|
* Toll Free Support * |
|
* Addons |
|
|
|
* Video Tutorials |
|
|
|
|
|
|
|
*- PremiumSupport Service (Based on Service Hours) ** - Premium Development Service (Based on Requirements) |

|
This product was added to our catalog on Tuesday 18 October, 2016.