Bit-Interleaving-Enabled 8T SRAM With Shared Data-Aware Write and Reference-Based Sense Amplifier
proposes the design of a low-voltage static random access memory (SRAM) for biomedical chip applications. The SRAM is designed using a standard 8T bit cell, featuring a shared data-aware write scheme and a differential reference-based sense amplifier. The proposed techniques make it possible for the 8T SRAM to use bit-interleaving architecture and address the half-select problem, achieving area efficiency and power reduc-tion. A 96-kb 8T SRAM test chip is implemented in a 65-nm CMOS process to verify the proposed schemes, which operates functionality at a VDD minof 0.36 V and has a power consumption of 5.1 ?W
ClickMyProject Specifications
|
|
|
Including Packages
|
|
Specialization
|
|
|
* Supporting Softwares |
|
* 24/7 Support |
|
* Complete Source Code |
|
* Ticketing System |
|
* Complete Documentation |
|
* Voice Conference |
|
* Complete Presentation Slides |
|
* Video On Demand * |
|
* Flow Diagram |
|
* Remote Connectivity * |
|
* Database File |
|
* Code Customization ** |
|
* Screenshots |
|
* Document Customization ** |
|
* Execution Procedure |
|
* Live Chat Support |
|
* Readme File |
|
* Toll Free Support * |
|
* Addons |
|
|
|
* Video Tutorials |
|
|
|
|
|
|
|
*- PremiumSupport Service (Based on Service Hours) ** - Premium Development Service (Based on Requirements) |

|
This product was added to our catalog on Friday 28 July, 2017.