A 65 nm Cryptographic Processor for High Speed Pairing Computation
Pairings are attractive and competitive cryptographic primitives for establishing various novel and powerful information security schemes. This paper presents a flexible and high-performance processor for cryptographic pairings over pairing-friendly curves at high security levels. In this design, hardware for F arithmetic is optimized to accelerate the pairing computation, and especially a combined modular multiplier, p 2 which implements ( AB + CD) mod P based on Montgomery method, is proposed. This combined multiplier has the data path delay close to that of a single multiplier implementing ( AB) mod P but saves 20% area cost compared with two single multipliers. The Design I of the proposed processor is the first fabricated chip for pairing cryptography. An improved version, Design II, is implemented using TSMC 65-nm CMOS technology and achieves the working frequency of 633 MHz after placing and routing. As demonstrated, the optimal ate pairings of 126- and 128-bit security can be computed by Design II in 0.521 and 0.554 ms, respectively. These results outperform the hardware implementations reported by previous works.
ClickMyProject Specifications
|
|
|
Including Packages
|
|
Specialization
|
|
|
* Supporting Softwares |
|
* 24/7 Support |
|
* Complete Source Code |
|
* Ticketing System |
|
* Complete Documentation |
|
* Voice Conference |
|
* Complete Presentation Slides |
|
* Video On Demand * |
|
* Flow Diagram |
|
* Remote Connectivity * |
|
* Database File |
|
* Code Customization ** |
|
* Screenshots |
|
* Document Customization ** |
|
* Execution Procedure |
|
* Live Chat Support |
|
* Readme File |
|
* Toll Free Support * |
|
* Addons |
|
|
|
* Video Tutorials |
|
|
|
|
|
|
|
*- PremiumSupport Service (Based on Service Hours) ** - Premium Development Service (Based on Requirements) |

|
This product was added to our catalog on Wednesday 07 September, 2016.