A 40–170 MHz PLL-Based PWM Driver Using2-/3-/5-Level Class-D PA in 130 nm CMOS
Rs4,500.00
10000 in stock
SupportDescription
A high-speed driver that provides a pulsewidth modulated output while using a class-D Power Amplifier (PA) is described. A PLL-based architecture is employed, which eliminates the requirement for a precise ramp or triangular signal generator, and a high-speed comparator, which are typically used in pulsewidth modulation (PWM) generation. Multilevel signaling is proposed to enhance back-off as well as peak efficiency, which is critical for signals with high peak-to-average power ratios (PAPRs).
Only logged in customers who have purchased this product may leave a review.
Reviews
There are no reviews yet.