A Computationally Efficient Reconfigurable FIR Filter Architecture Based on Coefficient
Rs4,500.00
10000 in stock
SupportDescription
Reconfigurable digital filter is being widely used in applications such as communication and signal processing. Its performance, power consumption, and logic resource utilization are the major factors to be taken into consideration when designing the filters. This paper proposes a concise canonic signed digit coefficient grouping method aiming at reducing the number of common subexpressions (CSs).
Only logged in customers who have purchased this product may leave a review.
Reviews
There are no reviews yet.