LiveZilla Live Chat Software
Warning STRICT ERROR REPORTING IS ON
Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through Scheme

Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through Scheme

Starting at: Rs.5,500.00

5500 reward points

Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through Scheme

A low-power flip-flop (FF) design featuring an explicit type pulse-triggered structure and a modified true single phase clock latch based on a signal feed-through scheme is presented. The proposed design successfully solves the long discharging path problem in conventional explicit type pulse-triggered FF (P-FF) designs and achieves better speed and power performance. Based on post-layout simulation results using TSMC CMOS 90-nm technology, the proposed design outperforms the conventional P-FF design data-close-to-output (ep-DCO) by 8.2% in data-to-Q delay. In the mean time, the performance edges on power and power- delay-product metrics are 22.7% and 29.7%, respectively


 


ClickMyProject Specifications
 
 
Including Packages
 
Specialization
 
  * Supporting Softwares   * 24/7 Support
  * Complete Source Code   * Ticketing System
  * Complete Documentation   * Voice Conference
  * Complete Presentation Slides   * Video On Demand *
  * Flow Diagram   * Remote Connectivity *
  * Database File   * Code Customization **
  * Screenshots   * Document Customization **
  * Execution Procedure   * Live Chat Support
  * Readme File   * Toll Free Support *
  * Addons    
  * Video Tutorials    
       
 

*- PremiumSupport Service (Based on Service Hours) ** - Premium Development Service (Based on Requirements)


Add to Cart:

  • Model: PROJ7778
  • 999 Units in Stock
  • Manufactured by: ClickMyProjects

Please Choose:

Downloadable







This product was added to our catalog on Friday 11 August, 2017.

  0